

Maximal Causal Models for Sequentially Consistent Systems

Traian Florin Șerbănuță, Feng Chen, and Grigore Roșu

University of Illinois at Urbana-Champaign

Abstract. This paper shows that it is possible to build a *maximal and sound* causal model for concurrent computations from a given execution trace. It is sound, in the sense that any program which can generate a trace can also generate all traces in its causal model. It is maximal (among sound models), in the sense that by extending the causal model of an observed trace with a new trace, the model becomes unsound: there exists a program generating the original trace which cannot generate the newly introduced trace. Thus, the maximal sound model has the property that it comprises *all* traces which *all* programs that can generate the original trace can also generate. The existence of such a model is of great theoretical value as it can be used to prove the soundness of non-maximal, and thus smaller, causal models.

1 Introduction

Traces of events describing concurrent computations have been employed in a plethora of methods for testing and analyzing concurrent systems. The common pattern for all these methods (e.g., [2, 3, 5, 7, 12–16, 18–21]) is: (1) the program is instrumented to trace the execution of programs; then (2) *one* execution trace is recorded; then (3) an abstraction of that trace, i.e., a *model*, is derived; and finally, (4) the obtained model is used to “predict” (problematic) event patterns occurring in other possible executions abstracted by it.

Consider, for example, the conventional happens-before causality: if two conflicting accesses to an object are not causally ordered, then a data-race is reported [15]. But is this the best one can do? Of course, not. A series of papers propose more relaxed happens-before causal models where one can also permute blocks protected by the same lock, provided that they access disjoint variables [12], thus discovering new concurrency bugs not observable with plain happens-before. But is this the best one can do? Of course, not. Other papers propose models where one can also permute semantic blocks provided that each read access continues to correspond to the same write [16, 18, 21]. Others go even further. Section 5 discusses a series of existing causal models; we only study *sound* models here, i.e., ones which only report real problems in the analyzed systems, allowing developers to focus on fixing those real problems and not on additionally sorting them out from false positives. We would naturally like to know whether there is an end to the question “Is this the best we can do?”, that is, whether there

is any causal model that can be associated to a given execution trace which comprises the maximum number of causally equivalent traces.

Although most runtime analysis techniques are built upon some underlying sound causal model, possibly relaxed for efficiency reasons, each effort seems to focus more on how to capture it efficiently rather than proving its soundness (often implicitly assumed) or studying its relationship to existing models (other than empirically comparing the number of found bugs). Moreover, since such approaches attempt to extract information from *one* observed trace and to find property violations, they actually deal with *causal properties* (e.g., causal datarace, causal atomicity), which are instances of desired system-wise properties that can be detected using only the causal information gathered from the observed trace. Since what can be inferred from a trace intrinsically depends on the chosen causal model, definitions of causal properties differ from technique to technique, with the undesirable effect that a causal property (e.g., a datarace) in one model might not be recognized as such by another model.

1.1 Motivating Examples

Each example in Figure 1 shows a two-threaded program, together with one of its possible executions, in which Thread 1 is executed completely before Thread 2 starts. In this representation of executions, synchronized blocks are boxed, while write and read operations on shared locations are denoted by \leftarrow (receiving a value), and \rightarrow (yielding a value), respectively. Both *programs* exhibit a race condition between the two write operations on y . However, are the observed executions also exhibiting a causal datarace?

<i>Thread 1</i>	<i>Thread 2</i>	<i>Execution</i>	<i>Thread 1</i>	<i>Thread 2</i>	<i>Execution</i>
<code>sync(l) { y = 1; x = 1; if (x == 2) z = 1; }</code>	<code>sync(l){ x = 2; } y = 2;</code>	1: <div style="border: 1px solid black; padding: 2px; display: inline-block;">y ← 1 x ← 1 x → 1</div> 2: <div style="border: 1px solid black; padding: 2px; display: inline-block;">x ← 2</div> y ← 2	<code>sync(l) { x = 1; } y = 1; sync(l) { x = 1; } sync(l) { if (x > 0) y = 2; }</code>	<code>sync(l) { x ← 1 } y ← 1 sync(l) { x ← 1 } sync(l) { if (x > 0) y ← 2 }</code>	1: <div style="border: 1px solid black; padding: 2px; display: inline-block;">x ← 1</div> y ← 1 2: <div style="border: 1px solid black; padding: 2px; display: inline-block;">x ← 1</div> 2: <div style="border: 1px solid black; padding: 2px; display: inline-block;">x → 1 y ← 2</div>
	(a)			(b)	

Fig. 1. Motivating examples.

When analyzing the observed execution in Figure 1(a), a simple happens-before approach ordering all accesses to concurrent objects [15] cannot observe a causal datarace: the release operation of the lock in Thread 1 is required to happen-before the acquire of the lock in Thread 2. Happens-before with lock

atomicity [12] is not able to infer a causal datarace either: although the lock atomicity would allow for the two lock-blocks to be permuted, the read of x in Thread 1 is still required to happen-before the write of x in Thread 2. Yet, the race condition can be captured as a causal datarace of the observed execution by weaker happens-before models [16, 18, 21], since in those models, one can additionally permute a write before a read of same location, as long as it is permuted before the write corresponding to that read. Thus, the trace generated by the program in Figure 1(a) *has or does not have* a causal datarace, depending upon the particular causal model employed.

However, none of the approaches mentioned above can detect the race condition in Figure 1(b) as a causal datarace for the observed execution. The reason for this is that all models enforce at least the read-after-write dependency (i.e., a read should always follow the latest write event of the same variable), and therefore would not allow the permutation of the last two lock-blocks of the execution, since the read of x in Thread 2 must follow the last write of x in Thread 1. Nevertheless, there is enough information in the observed execution to be able to detect the race: since both writes of x in Thread 1 write the same value, it is actually possible to permute the last two lock blocks, and thus detect the race. Moreover, since one could conceive a technique specialized for finding such cases, it can be rightfully claimed that the observed execution has in fact a causal datarace, although not captured by any existing definition.

Given this ever increasing (regarding coverage) sequence of causal models and definitions for causal properties, it is only natural to ask the following question:

Is there any causal model that generalizes all existing models, and which cannot be surpassed?

We answer this question positively in the context of sequential consistency [9]. While we believe the presented approach can be applied to other memory models, we chose sequential consistency here for two reasons: (1) it is broadly accepted, popular and intuitive; (2) it is subsumed by other memory models: errors detected under sequential consistency are also errors for other memory models.

Contributions. The main result of this paper is a semantic framework that allows to prove maximality of causal models, and a proof that our proposed model is indeed the maximal causal model for the observed execution. This means that it comprises precisely *all* traces which can be generated by all programs which can generate the observed trace. Concretely, we show that: (1) all programs which can produce the observed execution can generate all traces in the model; and (2) for any trace not in the model there exists a program generating the observed trace which cannot generate it. To our knowledge, this is the first such result for causal models. We then prove (the implicitly assumed) soundness for a series of existing causal models by showing they are submodels of the proposed model.

Paper structure. Section 2 introduces some notation and discusses sequential consistency. Section 3 axiomatizes consistent concurrent systems and defines our proposed causal models. Section 4 formally defines the maximality claim

and proves our model maximal among sound models. Section 5 shows how existing models are included in ours, thus proving their soundness. Section 6 reviews related research and discusses several research ideas connected with the presented work. Section 7 concludes.

2 Execution Model

Assume a machine that can execute arbitrarily many threads in parallel. The execution environment contains a set of *concurrent objects* (shared memory locations, locks, ...), which are accessed by threads to share data and synchronize. *Threads*, which can only interact through the execution environment, are abstracted as *sequences of operations on concurrent objects*. The only source of thread non-determinism is the execution environment, that is, if the interaction between a thread and the environment is the same across executions, the thread will execute the same operations, in the same order. To simplify the presentation, we assume no dynamic creation of threads (this presents no technical difficulty).

2.1 Concurrent Objects, Serial Specification

We adopt the definition of concurrent objects and serial specifications proposed by Herlihy and Wing [8]. A concurrent object is behaviorally defined through a set of atomic operations, which any thread can perform on it, and a serial specification of its legal behavior in isolation. The serial specification describes the valid sequences of operations which can be performed on the object. We next describe two common types of concurrent objects.

Shared memory locations Each shared memory location can be regarded as a shared object with read and write operations, whose serial specification states that each read yields the same value as the one of the previous write. Moreover, to avoid non-determinism due to the initial state of the memory, we will further require that all memory locations are initialized, that is, the first operation for each location is a write.

Mutexes Each mutex can be regarded as a concurrent object providing *acquire* and *release* operations. Their mutual exclusion property is achieved through the serial specification which accepts only those sequences in which the difference between the number of *acquire* and *release* operations is either 0 or 1 for each prefix, and all consecutive pairs of *acquire-release* share the same thread.

To keep the proofs simple and the concepts clear, we refrain here from adding more concurrency constructs (such as spawn/join, wait/notify, or semaphores). Note, however, that this would not introduce additional complexity, but just further constrain the notion of consistency.

2.2 Events and Traces

Operations performed by threads on concurrent objects are recorded as *events*. We consider events to be abstract entities from an infinite “collection” *Events*, and describe them as tuples of *attribute-value* pairs. The only attributes considered here are: *thread*—the unique id of the thread generating the event, *op*—the operation performed (e.g., *write*, *read*, *acquire*, or *release*), *target*—the concurrent object accessed by the event, and *data*—the value sent/received by the current event, if such exists (e.g., for the *write/read* operations). For example, $(\text{thread}=t_1, \text{op}=\text{write}, \text{target}=x, \text{data}=1)$ describes an event recording a write operation by thread t_1 to memory location x with value 1. When there is no confusion, we only list the attribute values in an event, e.g., $(t_1, \text{write}, x, 1)$. Our choice for deciding what attributes to record in an event considers a monitor which can observe memory and synchronization operations and the identity of the thread performing them, but has no access to the actual code. Section 6 includes a discussion on possible variations on the set of attributes recorded for an event.

For any event e and attribute $attr$, $attr(e)$ denotes the value corresponding to the attribute $attr$ in e , and $e[v/attr]$ to denote the event obtained from e by replacing the value of attribute $attr$ by v . An *execution trace* is abstracted as a sequence of events. Given a trace τ , a concurrent object o and a thread t , let $\tau|_o$ and $\tau|_t$ denote the restriction of τ to events involving only o , and only t , respectively. Let $latest_o(\tau)$ be the latest event of τ having the *op* attribute o . If o is omitted, it simply means the latest event in τ .

Sequential consistency can be now elegantly defined:

Definition 1 ([1]). *Let τ be any trace.*

- (1) τ is **legal** if and only if $\tau|_o$ satisfies o 's serial specification for any object o ;
- (2) An **interleaving** of τ is a trace τ' such that $\tau'|_t = \tau|_t$ for each thread t .
- (3) A trace τ is **(sequentially) consistent** if it admits a legal interleaving.

Since we restrict ourselves to sequential consistency, from here on when we say that a trace is sequentially consistent we automatically mean that it is also legal.

3 Feasibility Model

This section introduces an axiomatization for a machine producing consistent traces, and uses it to associate a sound-by-definition causal model to any observed execution, comprising all executions which can potentially be inferred from that execution alone, without additional knowledge of the system generating it.

Figure 2 highlights the two major concepts underlying our approach, namely *trace consistency* and *feasible executions*. A consistent trace (Definition 1) disallows “wrong” behaviors, such as reading a value different from the one which was written, or proceeding when a lock cannot be acquired. Feasible executions, defined below, refer to *sets* of execution traces and aim at capturing *all* the behaviors that a given system or program can manifest. No matter what task a concurrent system or program accomplishes, its set of traces must obey some




Fig. 2. Feasibility model.

basic properties. First, feasible traces are generate-able, meaning that any prefix of any feasible trace is also feasible; this is captured by our first axiom of feasible traces, *prefix closedness*. Second, we assume that thread interleaving is the only source of non-determinism in producing traces; this is captured by our second axiom of feasible traces, *local determinism*.

Each particular multithreaded system or programming environment, say \mathcal{S} , has its own notion of feasible execution, given by its specific intended semantics. Let us call all (possibly incomplete) traces that \mathcal{S} can yield *\mathcal{S} -feasible*, and let $feasible(\mathcal{S})$ be their set. Instead of defining $feasible(\mathcal{S})$, which requires a formal definition of \mathcal{S} and is therefore \mathcal{S} -specific (and tedious), we here *axiomatize* it:

Prefix Closedness *Events are indivisible and generated in execution order; hence, $feasible(\mathcal{S})$ must be prefix closed: if $\tau_1\tau_2$ is \mathcal{S} -feasible, then τ_1 is \mathcal{S} -feasible.*

Local Determinism *The execution of a concurrent operation is determined by the previous events in the same thread, and can happen at any consistent moment after them. Formally, if $\tau e, \tau' \in feasible(\mathcal{S})$ and $\tau|_{thread(e)} = \tau'|_{thread(e)}$ then: if $\tau'e$ is consistent then $\tau'e \in feasible(\mathcal{S})$; moreover, if $op(e) = read$ and there exists an event e' such that $e = e'[data(e)/data]$ and $\tau'e'$ is consistent, then $\tau'e \in feasible(\mathcal{S})$. The second part says that if a *read* operation is enabled, i.e., all previous events have been generated, then it can be executed at any consistent time (despite the fact that the value it receives might be different from*

that observed in the original trace). Allowing traces where read events observe a different value than in the original trace might seem like a source of unsoundness. Note, however, that the same local determinism property prohibits the thread on which such a read event occurred to continue after producing this event, by stating that an additional event for a thread is generated *only* if the current trace for that thread is *exactly* the same (including the value) as in the original trace.

Definition 2. \mathcal{S} is **consistent** iff $\text{feasible}(\mathcal{S})$ satisfies the axioms above.

A major goal of trace-based analysis is to infer/analyze as many traces as possible using a recorded trace. When one does not know (or does not want to use) the source code of the multithreaded program being executed, one can only infer potential traces of the system resembling the observed trace. Let us now define the proposed causal model, termed *feasibility closure*, as the set of executions which can be inferred from an observed execution—they correspond to the traces obtainable from τ using the feasibility axioms.

Definition 3. The **feasibility closure** of a consistent trace τ , written $\text{feasible}(\tau)$, is the smallest set of traces containing τ which is prefix-closed and satisfies the local determinism property. A trace in $\text{feasible}(\tau)$ is called τ -**feasible**.

The following result formalizes the soundness of the proposed model. Assuming the base axioms are sound, the closure properties guarantee that all traces in our causal model are feasible. In addition, Proposition 1 shows that *any* system/program which can generate one trace, can also generate *all* traces comprised by its causal model.

Proposition 1. If \mathcal{S} consistent and $\tau \in \text{feasible}(\mathcal{S})$ then $\text{feasible}(\tau) \subseteq \text{feasible}(\mathcal{S})$. Moreover, if τ' is consistent and $\tau \in \text{feasible}(\tau')$, then $\text{feasible}(\tau) \subseteq \text{feasible}(\tau')$.

The intuition for $\tau \in \text{feasible}(\tau')$ is that if a run of any program executed on \mathcal{S} can produce τ' , then there is also some run of the same program executed also on \mathcal{S} that can produce τ .

4 Maximality

In this section we show that the proposed causal model is *maximal* among sound models, in the sense that any extension to it is done at the expense of soundness. We will prove therefore that given a trace τ' which is not in the feasibility closure of a trace τ , there exists a program p which can generate τ but not τ' ; therefore, if the model were extended to include τ' and used τ' as a witness that a property is satisfied/invalidated by a program generating τ , this would be a false witness if the program which generated τ was p .

To prove our claim, we propose CONC, a very simple (not even Turing complete) concurrent language. The benefit of such a simple language is that it can conceivably be simulated in any real language; therefore, proving the maximality result for CONC proves the model is maximal for all languages.

CONC SYNTAX:	$Proc ::= Proc \parallel Proc \mid Int : Stmt$ $Stmt ::= Stmt ; Stmt \mid \text{nop} \mid \text{if } Int \text{ then } Stmt$ $\mid \text{load } Loc \mid Loc := Int \mid \text{acquire } Loc \mid \text{release } Loc$
CONC SEMANTICS:	$\frac{\langle p_1, \sigma, \delta, \rho \rangle \xrightarrow{\tau} \langle p'_1, \sigma', \delta', \rho' \rangle}{\langle p_1 \parallel p_2, \sigma, \delta, \rho \rangle \xrightarrow{\tau} \langle p'_1 \parallel p_2, \sigma', \delta', \rho' \rangle} \quad (Par_1)$ $\frac{\langle p_2, \sigma, \delta, \rho \rangle \xrightarrow{\tau} \langle p'_2, \sigma', \delta', \rho' \rangle}{\langle p_1 \parallel p_2, \sigma, \delta, \rho \rangle \xrightarrow{\tau} \langle p_1 \parallel p'_2, \sigma', \delta', \rho' \rangle} \quad (Par_2)$ $\frac{\langle s, \sigma, \delta, \rho, t \rangle \xrightarrow{\tau} \langle s', \sigma', \delta', \rho', t \rangle}{\langle t : s, \sigma, \delta, \rho \rangle \xrightarrow{\tau} \langle t : s', \sigma', \delta', \rho' \rangle} \quad (Thread)$ $\frac{\langle s_1, \sigma', \delta', \rho', t \rangle \xrightarrow{\tau} \langle s'_1, \sigma', \delta', \rho', t \rangle}{\langle s_1 ; s_2, \sigma, \delta, \rho, t \rangle \xrightarrow{\tau} \langle s'_1 ; s_2, \sigma', \delta', \rho', t \rangle} \quad (Seq)$ $\frac{}{\langle \text{nop} ; s, \sigma, \delta, \rho, t \rangle \xrightarrow{\epsilon} \langle s, \sigma, \delta, \rho, t \rangle} \quad (Nop)$ $\frac{}{\langle \text{if } i \text{ then } s, \sigma, \delta, \rho, t \rangle \xrightarrow{\epsilon} \langle s, \sigma, \delta, \rho, t \rangle} \quad \text{if } \rho(t) = i \text{ (If}_{true}\text{)}$ $\frac{}{\langle \text{if } i \text{ then } s, \sigma, \delta, \rho, t \rangle \xrightarrow{\epsilon} \langle \text{nop}, \sigma, \delta, \rho, t \rangle} \quad \text{if } \rho(t) \neq i \text{ (If}_{false}\text{)}$ $\frac{}{\langle \text{load } x, \sigma, \delta, \rho, t \rangle \xrightarrow{(t, \text{read}, x, i)} \langle \text{nop}, \sigma, \delta, \rho[t \leftarrow i], t \rangle} \quad \text{where } i = \sigma(x) \quad (Read)$ $\frac{}{\langle x := i, \sigma, \delta, \rho, t \rangle \xrightarrow{(t, \text{write}, x, i)} \langle \text{nop}, \sigma[x \leftarrow i], \delta, \rho, t \rangle} \quad (Write)$ $\frac{}{\langle \text{acquire } x, \sigma, \delta, \rho, t \rangle \xrightarrow{(t, \text{acquire}, x)} \langle \text{nop}, \sigma, \delta[x \leftarrow t], \rho, t \rangle} \quad \text{if } \delta(x) = \perp \quad (Acq)$ $\frac{}{\langle \text{release } x, \sigma, \delta, \rho, t \rangle \xrightarrow{(t, \text{release}, x)} \langle \text{nop}, \sigma, \delta[x \leftarrow \perp], \rho, t \rangle} \quad \text{if } \delta(x) = t \quad (Rel)$

Fig. 3. Syntax and SOS semantics for the CONC language

Figure 3 presents the grammar and SOS semantics of CONC. The grammar specifies a parallel composition of named threads. Each thread is a succession of statements and uses one internal register to load data from the shared memory. `load x` loads the value at location x into the internal register of the thread, `$x := i$` stores integer i at location x , `acquire` and `release` have the straight-forward semantics, and `if i then s` executes s only if the internal register has value i . A running configuration of CONC is a tuple $\langle p, \sigma, \delta, \rho \rangle$ where p is the remainder of the program being executed, σ maps variables to values, δ maps each lock

to the id of the thread holding it, and ρ gives for each thread the value of its internal register. In the SOS derivation rules we additionally use configurations of the form $\langle p, \sigma, \delta, \rho, t \rangle$, where t is the thread id obtained in the *(Thread)* rule, which is propagated by all following rules. Assuming p has n threads, the initial configuration of the system is $START(p) = \langle p, \sigma_\epsilon, \delta_\epsilon, \rho_\epsilon^n \rangle$ where σ_ϵ , δ_ϵ , and ρ_ϵ^n , initialize all locations, locks, and registers for the n threads with \perp , respectively.

We have chosen this minimal language both because it is sufficiently expressive to generate all (finite) legal traces, and because it is quite easy to mimic in any other language. In Java, for example, each thread would be modeled by a thread object, and all threads could be started in a loop by the main thread. Since beginnings of threads do not generate events, this is as-if all threads start together in parallel. The running method of each Java thread object would declare a local variable r to stand for the register, and then the two CONC instructions dealing with the register translate as follows: `load l` becomes $r = l$, and `if i then s` becomes `if (r == i) s`.

It is straightforward to associate to each event an instruction producing it. Let $code$ be the mapping defined on events as follows:

$$code(e) = \begin{cases} \text{load } x & \text{if } e = (t, \text{read}, x, i) \\ x := i & \text{if } e = (t, \text{write}, x, i) \\ \text{acquire } x & \text{if } e = (t, \text{acquire}, x) \\ \text{release } x & \text{if } e = (t, \text{release}, x) \end{cases}$$

Given a program p , let $p|_t$ be its projection on thread t , that is, the statement labeled by t in the parallel composition.

The following result shows that, except for the code, the running configuration is completely determined by the trace generated up to that point:

Proposition 2. *If $\text{CONC} \vdash START(p) \xrightarrow{\tau}^* \langle p', \sigma_\tau, \delta_\tau, \rho_\tau^n \rangle$, where n is the number of threads of p , then:*

- (1) $\sigma_\tau(x) = data(latest_{write}(\tau|_x))$;
- (2) $\delta_\tau(x) = \begin{cases} thread(latest(\tau|_x)), & ifop(latest(\tau|_x)) = acquire \\ \perp, & otherwise \end{cases}$;
- (3) $\rho_\tau^n(t) = data(latest_{read}(\tau|_t))$.

Therefore, in the sequel we will use $\text{CONC} \vdash p \xrightarrow{\tau}^* p'$ instead of $\text{CONC} \vdash START(p) \xrightarrow{\tau}^* \langle p', \sigma_\tau, \delta_\tau, \rho_\tau^n \rangle$

Now, let us prove that the semantics of CONC does indeed satisfy the sequential consistency axioms. Let p be a CONC program and let $feasible(p)$ be the set of all p -feasible traces; that is τ is p -feasible if there exists a program p' such that $\text{CONC} \vdash p \xrightarrow{\tau}^* p'$. We will show that $feasible(p)$ satisfies the *strong local determinism* property, namely, not only that an enabled event can be generated at any point by its thread, but that it also must be the (unique) next event generated by that thread (ignoring the *data* attribute for *read* events). Formally, $feasible(p)$ satisfies strong local determinism if it satisfies local determinism and if $\tau_1 e_1$ and $\tau_2 e_2$ are p -feasible, $thread(e_1) = thread(e_2) = t$, and $\tau_1|_t = \tau_2|_t$, then

$op(e_1) = op(e_2)$, and $target(e_1) = target(e_2)$; if additionally $op(e_i) = write$, then also $data(e_1) = data(e_2)$. The following result shows that every CONC program p is a consistent system in the sense of Definition 2.

Proposition 3 (CONC consistency). *feasible(p) satisfies prefix closedness and strong local determinism.*

Proof (Sketch). Prefix closedness is obvious, since the semantics can emit at most one event for each execution step. The second property follows by case analysis on the rule SOS rule applied to produce the relevant event for local determinism.

Now, given a trace τ , let us build the canonical CONC program generating it. $code$ can be naturally extended on traces by $code(e\tau) = code(e) ; code(\tau)$. Let $\{t_1, t_2, \dots, t_n\}$ be the set of thread ids appearing in τ . Then the program associated to a trace τ is defined by $program(\tau) = t_1 : code(\tau|_{t_1}) \parallel \dots \parallel t_n : code(\tau|_{t_n})$.

Let us also define the empty program with n threads as $program^n(\epsilon) = t_1 : \text{nop} \parallel \dots \parallel t_n : \text{nop}$. The following result shows that the program corresponding to a consistent trace can indeed generate that trace.

Proposition 4. *If τ is a consistent trace with n threads, then $\text{CONC} \vdash program(\tau) \xrightarrow{\tau}^* program^n(\epsilon)$.*

The following theorem justifies the maximality claims for the proposed model.

Theorem 1 (Maximality). *For any consistent trace τ' which is not τ -feasible there exists a program generating τ but not τ' .*

Proof (Sketch). Because of prefix closeness and thread determinism, the only interesting case to analyze is when τ' continues the execution on a thread after reading a value distinct from the one recorded in an event e of τ . In that case, we create a new program p from $program(\tau)$ by inserting a conditional write instruction right after that generating event e . We then show that program p can still generate τ , but cannot generate τ' .

5 Proving Soundness for Existing Causal Models

Focusing on identifying concurrency anomalies and measuring success based on the number of bugs found, almost no causal model in the literature is actually proved sound. The authors of a causal model usually give some common-sense arguments for their choice and informally rely on the soundness of Happens-Before [9]. However, intuition can sometimes be misleading: in Section 5.4 we reveal a soundness problem with the model of Sen et al. [16]. Moreover, even when proved sound, the proofs are quite laborious, each having to repeat the formalization of an execution model. Proving soundness of other causal models by embedding them in our already proven sound model eliminates the need for an execution model and reduces proofs to checking closure properties.

We start with the following result, which can be regarded as a sufficient criterion for feasibility:

Theorem 2. *Any consistent prefix of an interleaving of τ is τ -feasible.*

The remainder of this section shows that existing sound causal models are captured by the feasibility closure as simple instances of Theorem 2. Another important consequence of Theorem 2 is that it basically shows there is a unique feasibility closure associated to a concurrent computation, regardless of the representative trace [17].

5.1 Happens Before Relation on Mazurkiewicz Traces

One elegant way to capture the happens-before trace equivalence is the Mazurkiewicz trace [10] associated to the dependence given by the happens-before relation.

The happens-before dependence is a set $T \cup D$, where $T = \bigcup_t \{(e_1, e_2) : \tau \upharpoonright_t = \tau_1 e_1 e_2 \tau_2\}$ is the intra-thread sequential dependence relation and $D = \bigcup_x \{(e_1, e_2) : \tau \upharpoonright_x = \tau_1 e_1 e_2 \tau_2 \text{ such that } e_1 \text{ or } e_2 \text{ is a write of } x\}$ is the sequential memory dependence relation. Given this happens-before dependence, the Mazurkiewicz trace associated with τ is defined as the least set $[\tau]$ of traces containing τ and being closed under permutation of consecutive independent events [10]: if $\tau_1 e_1 e_2 \tau_2 \in [\tau]$ and $(e_1, e_2) \notin T \cup D$, then $\tau_1 e_2 e_1 \tau_2 \in [\tau]$.

The following result shows that the feasibility closure is closed under the equivalence relation generated by happens-before, that is, happens-before is captured by our model, and thus re-shown sound for consistent executions:

Proposition 5. *If $\tau_1 e_1 e_2 \tau_2$ is τ -feasible and $(e_1, e_2) \notin T \cup D$, then $\tau_1 e_2 e_1 \tau_2$ is τ -feasible. Given any τ -feasible trace τ' , $[\tau'] \subseteq \text{feasible}(\tau)$. Hence, $[\tau] \subseteq \text{feasible}(\tau)$.*

5.2 Weak Happens Before

Several more recent trace analysis techniques [16, 18, 21] argue that the happens-before model can be further relaxed, noticing that the only purpose of the write-after-read happens-before order is to guarantee that a read event always reads the same write event as before in any feasible interleaving of the original trace. Therefore, one only needs to preserve the *read-after-write dependence*:

Definition 4. *Suppose $\tau = \tau_1 e_1 \tau_2 e_2 \tau_3$. Then e_2 **write-read depends on** e_1 in τ , written $e_1 <_{\tau}^{wr} e_2$, if $\text{target}(e_1) = \text{target}(e_2)$, $\text{op}(e_1) = \text{write}$, $\text{op}(e_2) = \text{read}$, and for all $e \in \mathcal{E}_{\tau_2}$, either $\text{target}(e) \neq \text{target}(e_1)$, or $\text{op}(e) \neq \text{write}$.*

That is, $e_1 <_{\tau}^{wr} e_2$ iff the value read by e_2 is the value written by e_1 .

Sen et al. [16] introduce the notion of *atomic* sets associated to each *write* event, containing itself and all read events which write-read depend on it, accepting as feasible executions all linearizations of the transitive closure of the combined $<_{\tau}^{wr}$ and thread ordering, satisfying the additional requirement that the atomic sets are preserved. However this can be simply restated as follows [21]:

Definition 5. $\tau \sim \tau'$ if τ is an interleaving of τ' and $<_{\tau}^{wr} = <_{\tau'}^{wr}$.

That is, the \sim -equivalence class of τ contains all interleavings of τ which have exactly the same write-read dependence relation. Next result shows that this model is also captured by our model.

Proposition 6. *If τ_1 is τ -feasible, and $\tau_1 \sim \tau_2$, then τ_2 is also τ -feasible.*

5.3 Happens-Before with synchronization

A conservative and sound approach, requiring no implementation changes, to handle locks in happens-before-based trace analysis techniques is to assume that *acquire* and *release* operations on the same lock yield the same happens-before dependence as if they were particular *write* and *read* operations (on the lock variable) [15]. However, this prevents synchronized blocks from being permuted, and thus imposes coverage limitations. The lock-set approaches, also called hybrid happens-before [12], propose to handle locks separately, associating with each event the set of locks [14] protecting them, hereby not enforcing any particular order between synchronized blocks.

We here group the events protected by locks in *atomic blocks*. Events e_1 and e_2 from a consistent trace τ , both generated by thread t , are *l-atomic* in τ , written $e_1 \Downarrow_l^\tau e_2$, if and only if there is some *acquire* event e on lock l generated by t before both e_1 and e_2 , and there is no *release* event e' on l generated by t between e and either of e_1, e_2 . For each lock l , let $[e]_l$ denote the *l-atomic equivalence class* of e . Assuming a trace in which all acquired locks are eventually released, *l-atomic equivalence classes* consist of all events belonging to the same acquire-release block of l . A trace τ' is *consistent with the lock atomicity* of τ if there exists no lock l and decomposition $\tau_1 e_1 \tau_2 e_2 \tau_3 e_3 \tau_4 e_4 \tau_5$ such that $e_1 \Downarrow_l^\tau e_3$ and $e_2 \Downarrow_l^\tau e_4$ and $[e_1]_l \neq [e_2]_l$. Let \prec_{hb}^τ be the transitive closure of the union between happens-before and thread orderings of τ . The following holds:

Proposition 7. *Let τ' be a τ -feasible trace. Any linearization of $\prec_{hb}^{\tau'}$ consistent with the lock atomicity of τ' is τ -feasible.*

5.4 Weak-Happens-Before with synchronization

We next present two approaches to handling synchronization in weak-happens-before models and show they are both embeddable in our model.

Lock atomicity via write-read atomicity [16]. Since the notion of write-read atomicity already allows atomic sets to be permuted, it seems reasonable to use the conservative idea from standard happens-before methods, and treat *acquire* as a *write* event and *release* as a *read* event. Formally, given the consistent trace τ , one could additionally introduce an atomic dependence relation \prec_τ^a given by $e_1 \prec_\tau^a e_2$ if $\tau = \tau_1 e_2 \tau_2 e_1 \tau_3$, $target(e_1) = target(e_2)$, $op(e_1) = acquire$, $op(e_2) = release$, and there is no event e in τ_2 such that $target(e) = target(e_1)$, and $op(e) = acquire$. With this definition, equivalent traces to an observed trace τ are those interleavings of τ having the same write-read and atomic dependencies.

However, this definition needs a careful approach. Consider the example in Figure 1(b), and suppose that we observe a similar execution, but that the program is stopped after the *read* of x in Thread 2. Since no *release* event has been generated, the *acquire* in Thread 2 has no event depending on it, and thus it can be permuted (without the *read* event on x it was supposed to protect) before the last lock-block of Thread 1. Then, the final *read* of x itself can be permuted past the final *release* of l in Thread 1, exhibiting a spurious causal datarace.

Nevertheless, these models are sound for *synchronization complete* traces, that is, traces in which each acquired lock is eventually released.

Proposition 8. *Let τ_1 be a synchronization complete τ -feasible trace. Any interleaving τ_2 of τ_1 satisfying that $\langle_{\tau_2}^{wr} = \langle_{\tau_1}^{wr}$ and $\langle_{\tau_2}^a = \langle_{\tau_1}^a$ is τ -feasible.*

Lock atomicity via locksets. Wang and Stoller [21] propose a weak-happens-before model based on write-read dependence, while using locksets to handle locks as individual objects. In this model, a trace τ' is equivalent with a consistent trace τ if τ' is an interleaving of τ having the same write-read dependence relation and being consistent with the lock atomicity of τ .

Proposition 9. *Let τ_1 be a τ -feasible trace. Any interleaving τ_2 of τ_1 , consistent with the lock atomicity of τ_1 and satisfying that $\langle_{\tau_2}^{wr} = \langle_{\tau_1}^{wr}$ is τ -feasible.*

6 Related Work and Discussion

Beginning with the introduction of the Happens-Before ordering by Lamport [9], there has been a considerable amount of research on models and techniques to abstract executions for the purpose of inferring causally equivalent executions satisfying/violating particular but important properties, such as dataraces or atomicity/serializability [2, 5, 7, 12, 14–16, 19–21]. Section 5 shows that the sound causal models upon which the above mentioned techniques were based [10, 12, 15, 16, 21] are subsumed by the maximal causal model; their soundness follows as a corollaries of Theorem 1.

Ganai and Gupta [6] apply a similar technique for software model checking, attempting to reduce the state space to be explored using sequential consistency constraints. Similarly, building on a previous draft of this paper, Said et al. [13] encode the axioms of our proposed model (extended with constructs for thread creation and wait/notify) into an SMT solver and use that to effectively search the model for potential dataraces in Java programs.

Another interesting and productive line of research attempts to use information about the actual program code to either statically detect potential bad behaviors [11], or to use information about the program and about the property to be checked to further relax the models of executions [3, 20].

Adding or removing attributes from events. Our choice of which attributes to be included in an event was based on the idea of observing the execution of any

multithreaded program executed on any machine offering no guarantees other than sequential consistency. Therefore, no semantical information is assumed about the program other than the identity of the thread performing an operation. There are other possible choices, each with their benefits. For example, Sinha et al. [18] choose not to record the value read/written in the memory. Thus, their model must preserve the read-after-write dependence, and the set of comprised traces is thus comparable with that of Wand and Stoller [21], and Sen et al. [16]. We believe a similar maximality result could be proved for traces of this kind, but that has not been attempted yet. In contrast, Wang et al. [20] enrich the events with symbolic information extracted from the program executing them. This allows them to obtain more comprehensive models at the expense of having to analyze the code. Since analyzing the code statically leads quickly to undecidability issues, and thus static analyzers need to be conservative, we believe there might indeed be no similar maximality result for these types of models, their coverage increasing with the power of the analysis.

Causal properties of traces. Since our model associates for a trace all traces which can be obtained by all programs which can obtain that trace, this allows for program-independent definitions of causal properties. For example, Wang and Stoller [21] propose serializability of a trace τ as the property that there exists an alternative execution of the program producing an interleaving of τ in which each transaction is a sequential block. Farzan and Madhusudan [4] relax this constraint by requiring that for each transaction there exists an alternative execution of the program producing an interleaving of τ containing that transaction as a sequential block. Sen et al. [16] say that a trace exhibits a datarace if there exists an alternative execution of the program producing an (partial) interleaving of τ in which the conflicting events are consecutive.

The program-independent properties associated to any of the above (program-dependent) definitions can be obtained by simply replacing the (rather informal) “alternative execution of the program producing an interleaving of τ ” with “a τ -feasible trace”, as defined by Definition 3. Formal definitions of these causal properties can be found in the companion technical report [17].

7 Conclusion

We have shown that, by axiomatizing basic properties of (sequentially consistent) concurrent systems, one can obtain *maximally sound causal models* for concurrent executions, which can be naturally associated to each observed trace, capturing all feasible traces which could be inferred from it. The maximality result has two important theoretical implications. First, verifying the soundness claims for any causal model is reduced to proving that it is a submodel of the maximal one. Second, since the maximal model captures all causally equivalent traces, it allows for universal, program-independent definitions for causal properties. Although this paper focuses on proving the maximality claim of our model, the companion technical report [17] additionally provides a constructive characterization of the proposed model, as well as a model checking algorithm.

References

1. H. Attiya and J. L. Welch. Sequential consistency versus linearizability. *TOCS*, 12:91–122, May 1994.
2. U. Banerjee, B. Bliss, Z. Ma, and P. Petersen. A theory of data race detection. In *PADTAD'06*, pages 69–78, New York, 2006. ACM.
3. F. Chen and G. Roşu. Parametric and sliced causality. In *CAV'07*, volume 4590 of *LNCS*, pages 240–253.
4. A. Farzan and P. Madhusudan. Causal atomicity. In *CAV'06*, volume 4144 of *LNCS*, pages 315–328, 2006.
5. C. Flanagan and S. N. Freund. Atomizer: a dynamic atomicity checker for multi-threaded programs. In *POPL'04*, pages 256–267, 2004.
6. M. K. Ganai and A. Gupta. Efficient modeling of concurrent systems in BMC. In *SPIN'08*, volume 5156 of *LNCS*, pages 114–133, 2008.
7. D. P. Helmbold, C. E. McDowell, and J. Z. Wang. Determining possible event orders by analyzing sequential traces. *TPDS*, 4(7):827–840, 1993.
8. M. P. Herlihy and J. M. Wing. Linearizability: a correctness condition for concurrent objects. *TOPLAS*, 12:463–492, July 1990.
9. L. Lamport. How to make a multiprocessor computer that correctly executes multiprocess program. *IEEE Trans. Comput.*, 28(9):690–691, 1979.
10. A. Mazurkiewicz. Trace theory. In *Advances in Petri nets*, pages 279–324, New York, NY, USA, 1987. Springer-Verlag.
11. M. Naik, A. Aiken, and J. Whaley. Effective static race detection for Java. In *PLDI'06*, pages 308–319, 2006.
12. R. O’Callahan and J.-D. Choi. Hybrid dynamic data race detection. *SIGPLAN Not.*, 38(10):167–178, 2003.
13. M. Said, C. Wang, Z. Yang, and K. A. Sakallah. Generating data race witnesses by an SMT-based analysis. In *NASA Formal Methods'11*, volume 6617 of *LNCS*, pages 313–327, 2011.
14. S. Savage, M. Burrows, G. Nelson, P. Sobalvarro, and T. Anderson. Eraser: a dynamic data race detector for multithreaded programs. *TOCS*, 15(4):391–411, 1997.
15. E. Schonberg. On-the-fly detection of access anomalies. *Best of PLDI 1979-1999*, 39:313–327, April 2004.
16. K. Sen, G. Roşu, and G. Agha. Detecting errors in multithreaded programs by generalized predictive analysis of executions. In *FMOODS'05*, volume 3535 of *LNCS*, pages 211–226, 2005.
17. T. F. Şerbănuţă, F. Chen, and G. Roşu. Maximal causal models for sequentially consistent systems. Technical Report <http://hdl.handle.net/2142/27708>, University of Illinois at Urbana-Champaign, October 2011.
18. A. Sinha, S. Malik, C. Wang, and A. Gupta. Predictive analysis for detecting serializability violations through trace segmentation. In *MEMOCODE'11*.
19. M. Vaziri, F. Tip, and J. Dolby. Associating synchronization constraints with data in an object-oriented language. In *POPL'06*, pages 334–345, 2006.
20. C. Wang, S. Kundu, M. Ganai, and A. Gupta. Symbolic predictive analysis for concurrent programs. In *FM'09*, pages 256–272, 2009.
21. L. Wang and S. D. Stoller. Accurate and efficient runtime detection of atomicity errors in concurrent programs. In *PPoPP'06*, pages 137–146, 2006.

This appendix is provided for the reviewers' convenience. All material presented here can also be found in the companion technical report [17].

A Proofs of the results

Proposition 1. *If \mathcal{S} consistent and $\tau \in \text{feasible}(\mathcal{S})$ then $\text{feasible}(\tau) \subseteq \text{feasible}(\mathcal{S})$. Moreover, if τ' is consistent and $\tau \in \text{feasible}(\tau')$, then $\text{feasible}(\tau) \subseteq \text{feasible}(\tau')$.*

Proof. Both $\text{feasible}(\mathcal{S})$ and $\text{feasible}(\tau')$ are closed under the feasibility axioms. Since τ belongs to both of them, and $\text{feasible}(\tau)$ is the smallest set closed under the same axioms, it follows that it must be included in both.

Proposition 2. *Suppose that n is the number of threads of p and*

$$\text{CONC} \vdash \text{START}(p) \xrightarrow{\tau^*} \langle p', \sigma_\tau, \delta_\tau, \rho_\tau^n \rangle.$$

Then

$$\begin{aligned} (1) \quad & \sigma_\tau(x) = \text{data}(\text{latest}_{\text{write}}(\tau \upharpoonright_x)); \\ (2) \quad & \delta_\tau(x) = \begin{cases} \text{thread}(\text{latest}(\tau \upharpoonright_x)) & \text{if } \text{op}(\text{latest}(\tau \upharpoonright_x)) = \text{acquire}; \\ \perp, & \text{otherwise} \end{cases} \\ (3) \quad & \rho_\tau^n(t) = \text{data}(\text{latest}_{\text{read}}(\tau \upharpoonright_t)). \end{aligned}$$

Proof. First note that ϵ -transitions only affect the code-part of configurations. Therefore, the base case, when $\tau = \epsilon$, is trivial. Suppose now that

$$\text{START}(p) \xrightarrow{\tau^*} \langle p', \sigma_\tau, \delta_\tau, \rho_\tau^n \rangle \xrightarrow{e} \langle p'', \sigma, \delta, \rho \rangle.$$

Suppose that $\text{thread}(e) = t_i$. Then in order for e to be generated, $p' \upharpoonright_{t_i}$ must be $\text{code}(e); p'''$ and $p'' = \text{nop}; p'''$.

The proof tree is built by applying in order $i - 1$ steps of Par_2 and then a step of (Par_1) (or none, if $i = n$), then (Thread) , (Seq) , and finally one of the (Read) , (Write) , (Acq) , or (Rel) ; we therefore need to show that

$$\langle \text{code}(e), \sigma_\tau, \delta_\tau, \rho_\tau^n, t_i \rangle \xrightarrow{e} \langle \text{nop}, \sigma_{\tau e}, \delta_{\tau e}, \rho_{\tau e}^n, t_i \rangle$$

If $e = (t_i, \text{read}, x, i)$, then $\text{code}(e) = \text{load } x$ so we can apply the (Read) rule, which updates only ρ_τ^n to $\rho_\tau^n[r \leftarrow i] = \rho_{\tau e}^n$.

If $e = (t_i, \text{write}, x, i)$, then $\text{code}(e) = x := i$, and rule Write applies updating only σ to $\sigma_\tau[x \leftarrow i] = \sigma_{\tau e}$.

If $e = (t_i, \text{acquire}, x)$, then $\text{code}(e) = \text{acquire } x$ and only δ is updated to $\delta_\tau[x \leftarrow t] = \delta_{\tau e}$.

If $e = (t_i, \text{release}, x)$, then $\text{code}(e) = \text{release } x$ and only δ is updated to $\delta_\tau[x \rightarrow \perp] = \delta_{\tau e}$.

Proposition 3 (CONC consistency). *$\text{feasible}(p)$ satisfies prefix closedness and strong local determinism.*

Proof. Prefix closedness is obvious, since the semantics can emit at most one event for each execution step.

Now, notice that every transition in CONC modifies the code for precisely one of the threads. Let us prove the following stronger local result which basically shows that the evolution of a thread does not depend on events which are not directly related to it.

Suppose $\text{CONC} \vdash p \xrightarrow{\tau_1}^* p_1 \xrightarrow{\tau'_1} p'_1$ (where τ'_1 is either ϵ or an event) and $\text{CONC} \vdash p \xrightarrow{\tau_2}^* p_2$, such that $\tau_1 \upharpoonright_t = \tau_2 \upharpoonright_t$, $p_1 \upharpoonright_t = p_2 \upharpoonright_t$, $p'_1 \upharpoonright_t \neq p_1 \upharpoonright_t$, and either $\tau_2 \tau'_1$ is consistent or τ'_1 is a *read* event. Then there exist a unique p'_2 such that $p'_2 \upharpoonright_t \neq p_2 \upharpoonright_t$ and $\text{CONC} \vdash p \xrightarrow{\tau_2}^* p_2 \xrightarrow{\tau'_2} p'_2$, and, moreover $p'_1 \upharpoonright_t = p'_2 \upharpoonright_t$, and either $\tau'_1 = \tau'_2$ or both of them are reading from the same target but with different values.

Note that uniqueness holds trivially, as once a thread was chosen, at most one rule can apply. Now, for the existence part, if the transition for τ'_1 is

(*Nop*), then it can be applied on p_2 with the same effect;

(*If_{true}*) or (*If_{false}*), then since $\rho_\tau^n(t) = \text{data}(\text{latest}_{\text{read}}(\tau \upharpoonright_t))$ and $\tau_1 \upharpoonright_t = \tau_2 \upharpoonright_t$, it follows that $\rho_{\tau'_1}^n(t) = \rho_{\tau'_2}^n(t)$, therefore the exact same transition can be applied on p_2 ;

(*Read*), then $\tau'_1 = (t, \text{read}, x, i)$, which must be generated by an instruction load x , whence the same rule can be applied on p_2 , generating event (t, read, x, i') , where $i' = \sigma_{\tau_2}(x)$.

(*Write*), then $\tau'_1 = (t, \text{write}, x, i)$, which must be generated by an instruction $x := i$, whence same rule can be applied on p_2 , generating the same event;

(*Acq*), then $\tau'_1 = (t, \text{acquire}, x)$, which must be generated by *acquire* x ; since $\tau_2 \tau'_1$ is consistent, it must be that $\delta_{\tau_2}(x) = \perp$, hence the rule can be applied on p_2 generating the same event;

(*Rel*), then $\tau'_1 = (t, \text{release}, x)$, which must be generated by *release* x ; since $\tau_2 \tau'_1$ is consistent, it must be that $\delta_{\tau_2}(x) = t$, hence the rule can be applied on p_2 generating the same event.

Let us now use the above lemma to prove the local determinism property. Assume $\tau_1 e$ and τ_2 are p -feasible traces such that $\text{thread}(e) = t$ and $\tau_1 \upharpoonright_t = \tau_2 \upharpoonright_t$. Let p_1, p_2 be such that $\text{CONC} \vdash p \xrightarrow{\tau_1 e} p_1$ and $\text{CONC} \vdash p \xrightarrow{\tau_2} p_2$. Then we can use the lemma proved above to show that $\left[\text{CONC} \vdash p \xrightarrow{\tau_2}^* p_2 \right] \upharpoonright_t$ is a prefix of $\left[\text{CONC} \vdash p \xrightarrow{\tau_1 e}^* p_1 \right] \upharpoonright_t$, by induction on the length of $\left[\text{CONC} \vdash p \xrightarrow{\tau_2}^* p_2 \right] \upharpoonright_t$. Moreover, using the same lemma, we can (uniquely) continue the execution of p_2 on thread t using the same steps from the execution of p_1 and the fact that either $\tau_2 e$ is consistent or e is a read event.

For strong local determinism, if $\tau_1 e_1$ and $\tau_2 e_2$ are p -feasible, $\text{thread}(e_1) = \text{thread}(e_2) = t$, and $\tau_1 \upharpoonright_t = \tau_2 \upharpoonright_t$, then we can use an argument similar to the one above to match the statements corresponding to thread t from the beginning of the execution and until e_1 and e_2 are generated, and for this step, applying the part of the lemma referring to the generated events.

Proposition 4. *If τ is a consistent trace with n threads, then*

$$\text{CONC} \vdash \text{program}(\tau) \xrightarrow{\tau}^* \text{program}^n(\epsilon).$$

Proof. We prove by induction on the length of τ that $\text{CONC} \vdash \text{program}(\tau\tau') \xrightarrow{\tau}^* \text{program}^n(\tau')$ where

$$\text{program}^n(\tau) = t_1 : \overline{\text{code}}(\tau|_{t_1}) \parallel \dots \parallel t_n : \overline{\text{code}}(\tau|_{t_n}), \overline{\text{code}}(\tau) = \begin{cases} \text{code}(\tau) & \text{if } \tau \neq \epsilon \\ \text{nop} & \text{otherwise} \end{cases}.$$

The base case, when $\tau = \epsilon$, is trivial: $\text{program}^n(\tau') = \text{program}(\tau)$. Suppose now that $\text{CONC} \vdash \text{program}(\tau e\tau') \xrightarrow{\tau}^* \text{program}^n(e\tau')$. We need to show that

$$\langle \text{program}^n(e\tau'), \sigma_\tau, \delta_\tau, \rho_\tau^n \rangle \xrightarrow{e}^* \langle \text{program}^n(\tau'), \sigma_{\tau e}, \delta_{\tau e}, \rho_{\tau e}^n \rangle.$$

Suppose that $\text{thread}(e) = t_i$. Then:

$$\text{program}^n(e\tau')|_{t_j} = \begin{cases} \text{program}^n(\tau')|_{t_j}, & \text{if } j \neq i \\ \text{code}(e) ; \text{program}^n(\tau')|_{t_i}, & \text{otherwise} \end{cases}$$

We can build a proof for the above assertion in two execution steps: one generating the event and affecting the configuration by turning the instruction $\text{code}(e)$ into **nop**, and the other dissolving the **nop** and obtaining the desired configuration. For the first step, the proof tree is build by applying in order $i - 1$ steps of (Par_2) and then a step of (Par_1) (or none, if $i = n$), then (Thread) , (Seq) , and finally one of the (Read) , (Write) , (Acq) , or (Rel) to deduce

$$\langle \text{code}(e), \sigma_\tau, \delta_\tau, \rho_\tau^n, t \rangle \xrightarrow{e} \langle \text{nop}, \sigma_{\tau e}, \delta_{\tau e}, \rho_{\tau e}^n, t \rangle$$

If $e = (t, \text{read}, x, i)$, then $\text{code}(e) = \text{load } x$ so we can apply the (Read) rule, which updates the register for t of ρ_τ^n to $\sigma_\tau(x) = \text{data}(\text{latest}_{\text{write}}(\tau|_x))$. However, due to consistency constraints, $\text{data}(e) = \text{data}(\text{latest}_{\text{write}}(\tau|_x))$, whence $\rho_\tau^n[r \leftarrow i] = \rho_{\tau e}^n$ and the rule generates e . Moreover, $\sigma_{\tau e} = \sigma_\tau$ and $\delta_{\tau e} = \delta_\tau$, whence our claim is proven.

If $e = (t, \text{write}, x, i)$, then $\text{code}(e) = x := i$, and rule Write applies generating e ; we have that $\sigma_\tau[x \leftarrow i] = \sigma_{\tau e}$, $\delta_{\tau e} = \delta_\tau$, and $\rho_{\tau e}^n = \rho_\tau^n$.

If $e = (t, \text{acquire}, x)$, then $\text{code}(e) = \text{acquire } x$ and because of the consistency requirements for mutexes (the difference between the number of acquire and release operation is either 0 or 1 for each prefix), it must be that $\text{op}(\text{latest}(\tau|_x)) \neq \text{acquire}$, whence $\delta_\tau(x) = \perp$ and rule Acq can apply generating e ; we have that $\delta_\tau[x \leftarrow t] = \delta_{\tau e}$, $\sigma_\tau = \sigma_{\tau e}$, and $\rho_\tau^n = \rho_{\tau e}^n$.

If $e = (t, \text{release}, x)$, then $\text{code}(e) = \text{release } x$ and because of the consistency requirements for mutexes, it must be that $\text{op}(\text{latest}(\tau|_x)) = \text{acquire}$, whence $\delta_\tau(x) = \text{thread}(\text{latest}(\tau|_x))$. Again, from consistency requirements, since all consecutive acquire-release pairs share the same thread, it follows that $\delta_\tau(x) = t$ and so the rule Rel can apply generating e ; we have that $\delta_\tau[x \leftarrow \perp] = \delta_{\tau e}$, $\sigma_\tau = \sigma_{\tau e}$, and $\rho_\tau^n = \rho_{\tau e}^n$.

Theorem 1 (Maximality). *For any consistent trace τ' which is not τ -feasible there exists a program generating τ but not τ' .*

Proof. We can assume, without loss of generality, that $\tau' = \tau_1 e'$ such that τ_1 is τ -feasible (potentially empty).

Let $t = \text{thread}(e')$.

(1) Suppose $\tau_1 \upharpoonright_t$ is a prefix of $\tau \upharpoonright_t$. If $\tau \upharpoonright_t = \tau_1 \upharpoonright_t$ then τ' cannot be $\text{program}(\tau)$ -feasible because that would mean there exists a derivation $\text{CONC} \vdash \text{program}(\tau) \xrightarrow{\tau_1^*} p_1 \xrightarrow{e'} p'_1$; however since $\text{CONC} \vdash \text{program}(\tau) \xrightarrow{\tau^*} p$ with $p = \text{program}^n(\epsilon)$, from the proof of Proposition 3, $[\text{CONC} \vdash \text{program}(\tau) \xrightarrow{\tau^*} p] \upharpoonright_t$ must be a proper prefix of $[\text{CONC} \vdash \text{program}(\tau) \xrightarrow{\tau_1^*} p_1 \xrightarrow{e'} p'_1] \upharpoonright_t$, which is not possible as $p \upharpoonright_t = \text{nop}$.

Otherwise it must be that $\tau \upharpoonright_t = \tau_1 \upharpoonright_t e \tau_2$, and we can apply the strong local determinism to deduce that if τ' is $\text{program}(\tau)$ -feasible, then either $e = e'$ or their type is *read* and their states are different. But both these lead to contradiction because they imply that $\tau_1 e' \in \text{feasible}(\tau)$.

(2) If $\tau_1 \upharpoonright_t = \tau_0 e'_0$ is not a prefix of $\tau \upharpoonright_t$, then, because τ_1 is τ -feasible, it must be that $\tau \upharpoonright_t = \tau_0 e_0 e \tau_2$ such that $\text{op}(e_0) = \text{op}(e'_0) = \text{read}$, $\text{target}(e_0) = \text{target}(e'_0)$, and $\text{data}(e_0) \neq \text{data}(e'_0)$.

Let us consider a special event $?^t = (t, ?)$ (with the meaning that $\text{thread}(?^t) = t$ and $\text{op}(?^t) = ?$) and for each statement s , an extension code^s of code with $\text{code}^s(?^t) = s$, and $\text{program}^s(\tau) = \text{code}^s(\tau \upharpoonright_{t_1}) \parallel \dots \parallel \text{code}^s(\tau \upharpoonright_{t_n})$.

Let $x = \text{target}(e_0)$, $i = \text{data}(e_0)$ and let

$$j = \begin{cases} \text{data}(e') - 1, & \text{if } \text{data}(e') \text{ defined} \\ 0, & \text{otherwise} \end{cases}$$

Let τ_l, τ_r be such that $\tau = \tau_l e \tau_r$ and $\tau_l \upharpoonright_t = \tau_0 e_0$, and let $p' = \text{program}^s(\tau_l ?^t e \tau_r)$, obtained by inserting $s = \text{if } i \text{ then } x := j$ in the code for thread t , between the code for e_0 and that for e . This new program can still generate τ , as the state read by e_0 is different than that read by e'_0 and thus the conditional is not executed, but it cannot generate τ' , as the next event for thread t upon generating $\tau_0 e'_0$ must be (t, write, x, j) which is guaranteed to be distinct from e' .

Theorem 2. *Any consistent prefix of an interleaving of τ is τ -feasible.*

Proof. Induction on the length of the interleaving prefix. The base case is trivial. Let $\tau' e$ be a consistent interleaving prefix of τ , and assume that τ' is τ -feasible. Let $t = \text{thread}(e)$, and let τ_1, τ_2 be such that $\tau = \tau_1 e \tau_2$. By prefix closedness, it follows that $\tau_1 e$ is feasible. Moreover, since $(\tau' e) \upharpoonright_t = \tau' \upharpoonright_t e$ is a prefix of $\tau \upharpoonright_t$, it follows that $\tau' \upharpoonright_t = \tau_1 \upharpoonright_t$. Using the local determinism for $\tau_1 e$ and τ' , we obtain that $\tau' e$ is τ -feasible (since it is consistent).

Proposition 5. *If $\tau_1 e_1 e_2 \tau_2$ is τ -feasible and $(e_1, e_2) \notin T \cup D$, then $\tau_1 e_2 e_1 \tau_2$ is τ -feasible. Given any τ -feasible trace τ' , $[\tau'] \subseteq \text{feasible}(\tau)$. Hence, $[\tau] \subseteq \text{feasible}(\tau)$.*

Proof. Let $\tau_1 e_1 e_2 \tau_2$ be a τ -feasible trace such that $(e_1, e_2) \notin T \cup D$. We will show that $\tau_1 e_2 e_1 \tau_2$ is also τ -feasible. First, all prefixes of $\tau_1 e_1 e_2 \tau_2$, including $\tau_1, \tau_1 e_1, \tau_1 e_1 e_2, \tau_1 e_1 e_2 \tau'_2 e'_2$ (for any prefix $\tau'_2 e'_2$ of τ_2), are τ -feasible, since $\text{feasible}(\tau)$ is prefix closed. Now, we can iteratively use closedness under local determinism (1)

for $\tau_1 e_1 e_2$ and τ_1 , to derive that $\tau_1 e_2$ is τ -feasible; (2) for $\tau_1 e_1$ and $\tau_1 e_2$ to derive that $\tau_1 e_2 e_1$ is also τ -feasible; (3) by finitary induction for each prefix $\tau_2' e_2'$ of τ_2 , for $\tau_1 e_1 e_2 \tau_2' e_2'$ and $\tau_1 e_2 e_1 \tau_2'$ to derive that $\tau_1 e_2 e_1 \tau_2' e_2'$ is also τ -feasible.

Therefore, for any τ -feasible trace τ' , $\text{feasible}(\tau')$ is closed under permutation of consecutive independent events; hence, $[\tau'] \subseteq \text{feasible}(\tau') \subseteq \text{feasible}(\tau)$.

Proposition 6. *If τ_1 is τ -feasible, and $\tau_1 \sim \tau_2$, then τ_2 is also τ -feasible.*

Proof. We show that we are in the conditions of Theorem 2: Since τ_1 is consistent, and $\prec_{\tau_2}^{wr} = \prec_{\tau_1}^{wr}$, it follows that τ_2 must also be consistent, since all *read* events follow the same *write* events as in the τ_1 , which, by the consistency of τ_1 , precisely implies that each *read* event returns the value of the previous *write* event.

Proposition 7. *Let τ' be a τ -feasible trace. Any linearization of $\prec_{hb}^{\tau'}$ consistent with the lock atomicity of τ' is τ -feasible.*

Proof. Again, we reduce our proof to Theorem 2. First, any linearization of $\prec_{hb}^{\tau'}$ is an interleaving of τ' . Moreover, since τ' is consistent, preservation of happens-before ensures that the serial specification of the memory locations is satisfied. Finally, consistency with lock atomicity implies that the serial specification for mutexes is also satisfied. Therefore, any linearization of $\prec_{hb}^{\tau'}$ consistent with the lock atomicity of τ' , is a consistent interleaving of τ' , thus τ' -feasible.

Proposition 8. *Let τ_1 be a synchronization complete τ -feasible trace. Any interleaving τ_2 of τ_1 satisfying that $\prec_{\tau_2}^{wr} = \prec_{\tau_1}^{wr}$ and $\prec_{\tau_2}^a = \prec_{\tau_1}^a$ is τ -feasible.*

Proof. Since we already shown that $\prec_{\tau_2}^{wr} = \prec_{\tau_1}^{wr}$ implies that the serial specification of memory locations is verified, we only need to show that $\prec_{\tau_2}^a = \prec_{\tau_1}^a$ implies the satisfaction of the mutex specification for synchronization complete traces, that is, that any prefix of τ_2 has at most one more *acquire* operations than *release* operations, and all consecutive pairs of *acquire-release* have the same thread. The second part is easily guaranteed by the fact that $\prec_{\tau_2}^a = \prec_{\tau_1}^a$, since \prec^a enforces the *acquire-release* in relation are consecutive, and, since τ_1 is consistent, this definition additionally implies that they have the same thread. The first part comes from the fact that, since τ_1 is synchronization complete, every *acquire* has a corresponding *release*, with whom it is in the $\prec_{\tau_1}^a$ relation.

Proposition 9. *Let τ_1 be a τ -feasible trace. Any interleaving τ_2 of τ_1 , consistent with the lock atomicity of τ_1 and satisfying that $\prec_{\tau_2}^{wr} = \prec_{\tau_1}^{wr}$ is τ -feasible.*

Proof. From the proof of Proposition 6, $\prec_{\tau_2}^{wr} = \prec_{\tau_1}^{wr}$ implies the serial specification of memory locations is obeyed in τ_2 . Additionally, from the proof of Proposition 7, consistency with the lock atomicity of a consistent trace implies that the serial specification of mutexes is obeyed. We can therefore apply Theorem 2.

B Characterizing the Feasibility Closure

Section 3 showed how our causal model can be naturally defined by characterizing feasibility axiomatically rather than constructively. Closure axioms guarantee that all equivalent traces which can be derived based on the consistency axioms are considered. This section presents a constructive characterization of the feasibility closure.

As might have been suggested by Theorem 2, consistent interleaving prefixes cover all possibilities of generating τ -feasible traces using only the events in τ . However, the definition of interleaving (prefix) overlooks the final part of the local determinism axiom, that is, the one regarding operations which might receive different values from their objects. To achieve a complete constructive characterization of the feasibility closure, we have to go beyond prefixes of interleavings, more exactly, one *read* operation per thread beyond. This is because, as guaranteed by local determinism, whenever all events before an event have been generated in a thread, the operation on the concurrent object specified in that event can also take place, but its *data* attribute might now retrieve a value different from the one it had in the observed trace. However, once such an event whose *data* is different from the one in the original trace is derived, the execution cannot be continued for that thread, because that event might influence/prevent the generation of the following events. An *extended interleaving prefix* is a (partial) trace which behaves similarly to the observed trace up to its final event for each thread, which might have a different value:

Definition 6. *Trace $\tau' = \tau_1 e'$ is an **extended prefix** of $\tau = \tau_1 e \tau_2$ if either $e = e'$, or $op(e) = read$ and $e = e' [data(e)/data]$. τ' is an **extended interleaving prefix** of τ if $\tau' \upharpoonright_t$ is an extended prefix of $\tau \upharpoonright_t$ for any thread t .*

We can now give a complete constructive characterization for τ -feasible traces:

Theorem 3. *Given τ consistent, a trace τ' is τ -feasible iff it is a consistent extended interleaving prefix of τ .*

Proof. Proving that any consistent extended interleaving prefix of τ is τ -feasible proceeds similarly to the proof of Theorem 2. For the reverse, one needs to show that the set of consistent extended interleaving prefixes of τ contains τ , is prefix closed, and closed under local determinism. First two are obvious: τ is an interleaving prefix of itself, and any prefix of an extended interleaving prefix of τ is an extended interleaving prefix of τ by the definition. Now let $\tau_1 e$ and τ_2 be consistent interleaving prefixes of τ such that $thread(e) = t$, and $\tau_1 \upharpoonright_t = \tau_2 \upharpoonright_t$. Since $(\tau_1 e) \upharpoonright_t$ is an extended prefix of $\tau \upharpoonright_t$, then either $(\tau_1 e) \upharpoonright_t$ is a prefix of τ , or $op(e) = read$, and there exists e' , such that $thread(e') = n$, $op(e') = read$, $target(e') = target(e)$, and $\tau_1 \upharpoonright_t e'$ is a prefix of $\tau \upharpoonright_t$.

Let e'' be e , if $op(e) \neq read$, or $e'' = e [data(e'')/data]$, if $e'' = latest_{write}(\tau_2 \upharpoonright_{target(e)})$. Then $\tau_2 e''$ is an extended interleaving prefix. If $op(e) \neq read$, and $\tau_2 e$ is consistent, then it also is a consistent extended interleaving prefix. If $op(e) = read$, then, since $\tau_2 e''$ is consistent (by the choice of e''), the property follows.

An important corollary of Theorem 3 is that the feasibility closure does not depend on the legal trace chosen to represent a sequentially consistent trace, as it contains all the representative legal traces.

Corollary 1. *If τ is a consistent interleaving of consistent trace τ' then $\text{feasible}(\tau) = \text{feasible}(\tau')$.*

C Model Checking the Feasibility Closure

As a corollary to our feasibility closure characterization, we show that our model can be explored computationally by providing a model checking algorithm.

Similarly to happens-before model checking algorithms, the complexity of our algorithm is dominated by the number of causally equivalent feasible traces being explored; however, its coverage is considerably greater, as shown in the companion technical report [17].

We here don't fix any particular type of properties to be checked; we simply assume a generic procedure φ to check whether a given trace satisfies the desired property.

When all events in an execution are recorded, this Since, as discussed in Section 4, a feasible trace completely determines the state obtainable upon producing it, the algorithm fully becomes an explicit state model checker, therefore φ could also be used to check state assertions in addition to trace properties.

Model checking the feasibility closure. Algorithm 1 can be used to explore (and check properties against) the feasibility closure of a given trace. It takes as input a trace τ_0 and a procedure φ saying whether a property is satisfied by a (partial) trace (and state), and checks whether all traces in the feasibility closure of τ_0 (and their corresponding states) satisfy the property of φ .

In the initialization phase, the original trace is split into threads and each thread projection is loaded into a stack, with first events in the thread at top of the stack, and the store initialized with \perp for both variables and mutexes. We additionally maintain a set of enabled threads (**Advanceable**), that is, threads for which all events generated had the same state as in the original execution, therefore they can still be advanced. The trace created, τ , is also maintained as a stack, but with first events at bottom of the stack; it is initially empty. Variable t keeps track of the index of the thread which should be advanced next. The main loop is a backtracking loop, exiting only when the entire space has been explored. Inside the loop, the first part (lines 3–6) checks whether the next thread can be advanced. If a thread is found, the state is modified accordingly (lines 12–15), disabling further advances to the thread if the state of the added event differs from the one in the observed trace (lines 8–10); note that in the latter case, the top event in the corresponding thread needs not be removed, since the thread is disabled. Then, τ is advanced and added to the result set, property φ is checked (line 17), and the search for the next advance-able thread is restarted (line 18). If no additional thread can be advanced from this state, the algorithm backtracks, undoing the effects of previous advances (lines 21–31).

A simple amortized analysis of Algorithm 1 shows that, without any additional knowledge about the property to check φ , it essentially performs a minimal amount of work: it generates and checks against φ each consistent extended interleaving prefix of τ_0 , searching for each next event through the tops of at most k thread stacks. Supposing that φ is a simple safety property taking constant time and memory to evaluate in any given state σ , which is frequently the case in many

Input: Trace τ_0 of size n over k threads.
Maps: $\text{thread} : \{1, \dots, k\} \rightarrow \text{Stack}$
 $\sigma : \text{Locations} \rightarrow \text{Int}$
Initial: $\sigma[x] \leftarrow \perp$, for all variables and mutexes
 $\text{thread}[t] \leftarrow \tau_0 \upharpoonright_t$, for all threads
 $\text{Advanceable} \leftarrow \{1, \dots, k\}$

```

1  $\tau \leftarrow \epsilon$ ;  $t \leftarrow 0$ ;
2 while  $t < k$  do
3    $t \leftarrow t + 1$ ;
4   if  $t \in \text{Advanceable}$  then
5      $e \leftarrow \text{top}(\text{thread}[t])$ ;
6     if  $(\text{op}(e) \neq \text{acquire} \vee \sigma[\text{target}(e)] = \perp) \wedge (\text{op}(e) \neq \text{read} \vee \sigma[\text{target}(e)] \neq \perp)$ 
7       then // advance
8          $l \leftarrow \text{target}(e)$ ;
9         if  $\text{op}(e) = \text{read} \wedge \text{data}(e) \neq \sigma[l]$  then // extended prefix
10           $\text{Advanceable} \leftarrow \text{Advanceable} \setminus \{t\}$ ;
11           $\text{data}(e) \leftarrow \sigma[l]$ ;
12        else // update state
13           $\text{pop}(\text{thread}[t])$ ;
14          if  $\text{op}(e) = \text{write}$  then  $\sigma[l] \leftarrow \text{data}(e)$ ;
15          ;
16          if  $\text{op}(e) = \text{acquire}$  then  $\sigma[l] \leftarrow \sigma[l] - 1$ ;
17          ;
18          if  $\text{op}(e) = \text{release}$  then  $\sigma[l] \leftarrow \sigma[l] + 1$ ;
19          ;
20        end
21         $\text{push}(\tau, e)$ ; check  $\tau$  against  $\varphi$ ;
22         $t \leftarrow 0$ ;
23      end
24    end
25  while  $t = k \wedge \tau \neq \epsilon$  do // backtrack
26     $e \leftarrow \text{pop}(\tau)$ ;  $t \leftarrow \text{thread}(e)$ ;  $l \leftarrow \text{target}(e)$ ;
27    if  $t \notin \text{Advanceable}$  then // extended prefix
28       $\text{Advanceable} \leftarrow \text{Advanceable} \cup \{t\}$ ;
29    else // restore state
30       $\text{push}(\text{thread}[t], e)$ ;
31      if  $\text{op}(e) = \text{write}$  then  $\sigma[l] \leftarrow \text{data}(\text{latest}(\tau \upharpoonright_t))$ ;
32      ;
33      if  $\text{op}(e) = \text{acquire}$  then  $\sigma[l] \leftarrow t$ ;
34      ;
35      if  $\text{op}(e) = \text{release}$  then  $\sigma[l] \leftarrow \perp$ ;
36      ;
37    end
38  end

```

Algorithm 1: Model checking the feasibility closure

situations, the time complexity of our algorithm is $\mathcal{O}(|feasible(\tau_0)| \times k)$ and its memory complexity is $\mathcal{O}(|\tau_0|)$; recall that $feasible(\tau_0)$ is prefix-closed.

Happens-before based model checkers can exploit the property being checked or the structure of the program to gain efficiency (but not coverage). We envision similar techniques could potentially be applied to our models. However, here we are not trying to propose an *optimal* model checker but rather to show that the maximum model is algorithmically analyzable, not just an existential entity, and it can be the basis on which other analysis techniques can be built.