

# Low-Level Program Verification using Matching Logic Reachability

Dwight Guth, Andrei Ştefănescu, and Grigore Roşu

University of Illinois at Urbana-Champaign

June 29, 2013

# Motivation

- Operational semantics as models of programming languages
- Use operational semantics as basis for
  - ▶ interpreters
  - ▶ type-checking
  - ▶ model-checking
  - ▶ deductive program verification

# Outline

- 1 Language Definition
- 2 Matching Logic Reachability
- 3 Program Verification

# Simple Low Level Language

- implemented in the  $\mathbb{K}$  framework
- standard arithmetic and logic operations
- registers
- load/store instructions for memory access
- branching instructions
- interrupts
- I/O instructions
- time units/operation

# Basic Instructions

SYNTAX  $BInst ::= BOpCode \ Register, Exp, Exp$  [strict(3, 4)]

SYNTAX  $BOpCode ::= add \ | \ sub \ | \ mul \ | \ div \ | \ or \ | \ and$

SYNTAX  $Exp ::= Register \ | \ \#Int$

SYNTAX  $Register ::= rInt$

# Load/Store Instructions

SYNTAX  $MInst ::= \text{load } Register, Exp$  [strict(3)]

SYNTAX  $MInst ::= \text{store } Exp, Exp$  [strict(2, 3)]

# Branching and Interrupt Instructions

SYNTAX  $JInst ::= \text{jmp } Id$

SYNTAX  $BrInst ::= BrOpCode \text{ } Id, Exp, Exp [\text{strict}(3, 4)]$

SYNTAX  $BrOpCode ::= \text{beq} \mid \text{bne} \mid \text{blt} \mid \text{ble}$

SYNTAX  $BrOpCode ::= \text{int}$

SYNTAX  $NOpCode ::= \text{rfi}$

## Sample Program with two Interrupts

```
main: li r0 , #100
      li r1 , #0
      li r2 , #0
      int t1, #7, #10
      int t2, #10, #15
      jmp loop
loop: sub r0 , r0 , #1
      bne loop , r0 , #0
      halt
t1:   add r1 , r1 , #1
      rfi
t2:   add r2 , r2 , #1
      rfi
```



# Configuration

## CONFIGURATION:

$$\left\langle \begin{array}{l} \langle \text{load}(\$PGM) \curvearrowright \text{jumpTo}(\text{main}) \rangle_k \quad \langle \text{'Map'} \rangle_{\text{pgm}} \quad \langle \text{'Map'} \rangle_{\text{mem}} \quad \langle \text{'Map'} \rangle_{\text{reg}} \\ \langle \$TIMING \rangle_{\text{timing}} \quad \langle 0 \rangle_{\text{wcet}} \quad \langle \$INPUT \rangle_{\text{input}} \quad \langle \$INITIAL \rangle_{\text{status}} \quad \langle \text{'List'} \rangle_{\text{timers}} \\ \langle 0 \rangle_{\text{priority}} \quad \langle \text{'List'} \rangle_{\text{stack}} \quad \langle \text{'Set'} \rangle_{\text{interrupts}} \end{array} \right\rangle^T$$

# Evaluating Arithmetic Operations

$$\text{RULE } \left\langle \frac{r/l \ \dots}{l2} \right\rangle_k \langle \dots l \mapsto l2 \dots \rangle_{\text{reg}}$$

$$\text{RULE } \left\langle \frac{\text{add } r/l, l2, l3 \ \dots}{\text{time}(\text{add})} \right\rangle_k \left\langle \frac{R}{R[l2 + l3/l]} \right\rangle_{\text{reg}}$$

# Evaluating load/store

$$\text{RULE } \left\langle \frac{\text{load } r1, l2 \dots}{\text{time}(\text{load})} \right\rangle_k \langle \dots l2 \mapsto l3 \dots \rangle_{\text{mem}} \left\langle \frac{R}{R[l3/l]} \right\rangle_{\text{reg}}$$

$$\text{RULE } \left\langle \frac{\text{store } l, l2 \dots}{\text{time}(\text{store})} \right\rangle_k \left\langle \frac{M}{M[l2/l]} \right\rangle_{\text{mem}}$$

# Evaluating Branching Instructions

RULE  $\left\langle \frac{\text{bne } X, l, l2}{\text{time}(\text{bne}) \rightsquigarrow \text{branch}(l \neq l2, X)} \dots \right\rangle_k$

RULE  $\frac{\text{branch}(\text{true}, X)}{\text{jumpTo}(X)}$

RULE  $\frac{\text{branch}(\text{false}, \_)}{k}$

# Evaluating int

$$\text{RULE } \left\langle \frac{\text{int } X, I, I2 \dots}{\text{time}(\text{int})} \right\rangle_k \left\langle \dots \frac{\text{List}}{(X, I + \text{Time}, I2)} \right\rangle_{\text{timers}} \langle \text{Time} \rangle_{\text{wctet}}$$

int schedules an interrupt to fire  $I$  cycles after executing, and then every  $I2$  cycles thereafter. The `timers` cell stores the currently activated interrupts in a list of tuples.

# Evaluating rfi

$$\text{RULE } \left\langle \frac{\text{rfi} \rightsquigarrow \_}{\text{time}(\text{rfi}) \rightsquigarrow K} \right\rangle_k \left\langle \frac{(K, \text{Priority}) \dots}{\text{List}} \right\rangle_{\text{stack}} \left\langle \frac{\_}{\text{Priority}} \right\rangle_{\text{priority}}$$

Restore the previously executing code from the `stack` cell, which also contains the previously-executing priority to restore to the `priority` cell. Interrupts are assigned numeric priority in the order they are scheduled by the program, and can interrupt only code running at a lower priority. The main program begins executing at priority 0.

# I/O Instructions

- `read/write` from a number of buses
- each time cycle, the value on each bus is updated by an external environment

# Time Elapsing

$$\text{RULE } \left\langle \frac{\text{time}(O)}{\text{waitFor}(\text{Timing}(O))} \dots \right\rangle_k \langle \text{Timing} \rangle_{\text{timing}}$$

$$\text{RULE } \left( \left\langle \frac{\text{waitFor}(I)}{\text{updateStatus}(I2) \rightsquigarrow \text{updateTimers}(L) \rightsquigarrow \text{interrupt}(L, \text{lengthList}L)} \dots \right\rangle_k \right)$$

$$\left\langle \frac{I2}{I2 + I} \right\rangle_{\text{wcet}} \left\langle \frac{L}{\text{List}} \right\rangle_{\text{timers}}$$

Each instruction takes a particular number of cycles. Afterwards, the I/O buses are updated and interrupts may fire.



# Outline

- 1 Language Definition
- 2 Matching Logic Reachability**
- 3 Program Verification

# Matching Logic

- Logic for specifying *static properties* of program configuration and reasoning about them (generalizes separation logic)
- Extends first-order logic with *patterns*
  - ▶ Special predicates which are configuration terms with variables
  - ▶ Configurations satisfy patterns iff they match them
- Parametric in a model of program configurations (which is axiomatized)

# Matching Logic Reachability Rules (ICALP'12, OOPSLA'12, LICS'12)

- “Rewrite” rules over matching logic patterns:

$$\varphi \Rightarrow \varphi'$$

- Semantics: any concrete configuration satisfying  $\varphi$  and terminating reaches a configuration satisfying  $\varphi'$ , in the transition system induced by the operational semantics
- Since patterns generalize terms, matching logic reachability rules capture term rewriting rules

# Operational Semantics and Axiomatic Semantics as Reachability Rules

- Operational semantics rule  $l \Rightarrow r$  if  $b$  is syntactic sugar for reachability rule  $l \wedge b \Rightarrow r$
- Hoare triple encoded in a reachability rule with the empty code in the right-hand-side

# Reachability Logic

- Language-independent proof system for deriving sequents of the form

$$\mathcal{A} \vdash_C \varphi \Rightarrow \varphi'$$

- $\mathcal{A}$ (axioms) and  $C$ (circularities) are sets of reachability rules
- Intuitively, *symbolic execution* with operational semantics + reasoning with *cyclic behaviors*

# Proof System for Reachability

**Axiom :**

$$\frac{\varphi \Rightarrow \varphi' \in \mathcal{A}}{\mathcal{A} \vdash_C \varphi \Rightarrow \varphi'}$$

**Transitivity :**

$$\frac{\mathcal{A} \vdash_C \varphi_1 \Rightarrow \varphi_2 \quad \mathcal{A} \cup C \vdash \varphi_2 \Rightarrow \varphi_3}{\mathcal{A} \vdash_C \varphi_1 \Rightarrow \varphi_3}$$

**Reflexivity :**

$$\frac{\cdot}{\mathcal{A} \vdash_{\emptyset} \varphi \Rightarrow \varphi}$$

**Circularity :**

$$\frac{\mathcal{A} \vdash_{C \cup \{\varphi \Rightarrow \varphi'\}} \varphi \Rightarrow \varphi'}{\mathcal{A} \vdash_C \varphi \Rightarrow \varphi'}$$

**Logic Framing :**

$$\frac{\mathcal{A} \vdash_C \varphi \Rightarrow \varphi' \quad \psi \text{ is a (patternless) FOL formula}}{\mathcal{A} \vdash_C \varphi \wedge \psi \Rightarrow \varphi' \wedge \psi}$$

**Consequence :**

$$\frac{\models \varphi_1 \rightarrow \varphi'_1 \quad \mathcal{A} \vdash_C \varphi'_1 \Rightarrow \varphi'_2 \quad \models \varphi'_2 \rightarrow \varphi_2}{\mathcal{A} \vdash_C \varphi_1 \Rightarrow \varphi_2}$$

**Case Analysis :**

$$\frac{\mathcal{A} \vdash_C \varphi_1 \Rightarrow \varphi \quad \mathcal{A} \vdash_C \varphi_2 \Rightarrow \varphi}{\mathcal{A} \vdash_C \varphi_1 \vee \varphi_2 \Rightarrow \varphi}$$

**Abstraction :**

$$\frac{\mathcal{A} \vdash_C \varphi \Rightarrow \varphi' \quad X \cap \text{FreeVars}(\varphi') = \emptyset}{\mathcal{A} \vdash_C \exists X \varphi \Rightarrow \varphi'}$$

# Traditional vs Our Approach

- Traditional proof systems: *language-specific*

$$\frac{\{\psi \wedge e \neq 0\} s \{\psi\}}{\{\psi\} \text{while}(e) s \{\psi \wedge e = 0\}}$$

- Our proof system: language-independent

**Circularity :**

$$\frac{\mathcal{A} \vdash_{CU\{\varphi \Rightarrow \varphi'\}} \varphi \Rightarrow \varphi'}{\mathcal{A} \vdash_C \varphi \Rightarrow \varphi'}$$

**Transitivity :**

$$\frac{\mathcal{A} \vdash_C \varphi_1 \Rightarrow \varphi_2 \quad \mathcal{A} \cup C \vdash \varphi_2 \Rightarrow \varphi_3}{\mathcal{A} \vdash_C \varphi_1 \Rightarrow \varphi_3}$$

# Soundness and Completeness

- Sound (partial correct) with respect to the transition system induced by the semantics
- Relatively complete under some weak assumptions about the configuration model (it can express Gödel  $\beta$  function)
- Proofs size comparable with Hoare logic (FM'12)



# Outline

- 1 Language Definition
- 2 Matching Logic Reachability
- 3 Program Verification**

# Verifier for a Low-level Language

- Derives program specifications from the operational semantics using the proof system
- Implemented in the  $\mathbb{K}$  framework as a set of rules added to the operational semantics
- Reasoning required by the Consequence proof rule
  - ▶ Maude, for structural matching
  - ▶ Z3, for arithmetic constraints
- Automated (the user only provides the specifications)

# Sample program properties

- Upper bounds for the total number of cycles simple programs take to execute (computing the sum of the first "n" numbers, sorting an array, etc)
- Correctness of programs manipulating I/O buses
- Upper bound for the number of cycles a program with interrupts takes to terminate

## Sample Program with two Interrupts

```
main: li r0 , M:Int
      li r1 , #0
      li r2 , #0
      int t1, #7, #10
      int t2, #10, #15
      jmp loop
loop: sub r0 , r0 , #1
      bne loop , r0 , #0
      halt
t1:   add r1 , r1 , #1
      rfi
t2:   add r2 , r2 , #1
      rfi
```

# Invariant

$$\text{RULE} \left( \begin{array}{l} \langle \underbrace{\$}_k \rangle_k \langle \$ \rangle_{\text{pgm}} \langle 0 \rangle_{\text{priority}} \langle \text{List} \rangle_{\text{stack}} \\ \left\langle \begin{array}{l} 0 \mapsto \frac{N}{0} \quad 1 \mapsto \frac{R1}{\left( R1 + \max\left(0, \left\lceil \frac{D-T1+Time}{10} \right\rceil\right)\right)} \quad 2 \mapsto \frac{R2}{\left( R2 + \max\left(0, \left\lceil \frac{D-T2+Time}{15} \right\rceil\right)\right)} \end{array} \right\rangle_{\text{reg}} \\ \langle - \text{add} \mapsto 1 \quad \text{rfi} \mapsto 2 \quad - \rangle_{\text{timing}} \left\langle \frac{Time}{Time + D} \right\rangle_{\text{wcet}} \left\langle \left( \underbrace{t1, T1, 10} \right) \left( \underbrace{t2, T2, 15} \right) \right\rangle_{\text{timers}} \end{array} \right) \text{ when}$$

$$N > 0 \wedge T1 > Time \wedge T2 > Time \wedge D > 0 \wedge D = 3 * N + 1 + \max\left(0, 3 * \left(\left\lceil \frac{D-T1+Time}{10} \right\rceil\right)\right) + \max\left(0, 3 * \left(\left\lceil \frac{D-T2+Time}{15} \right\rceil\right)\right)$$

# Invariant

- Invariant derives `pgm` and `k` cell contents from placement in program
- Invariant depends on timing parameters: side condition uses integer 3
- Current time is `Time`
- `N` remaining loop iterations
- All remaining loop iterations plus interrupts last `D` cycles
- Next interrupts occur at `T1` and `T2`
- Invariant depends on timer frequency: 10 and 15 in denominators
- Priority and stack derived from invariant beginning in normal code
- Number of remaining interrupts derived from fixed-point equations

# Conclusions

- $\mathbb{K}$  definition of a low-level language
- Matching logic verifier constructed from the  $\mathbb{K}$  definition
- Proofs of upper bound of the number of execution cycles and of correctness